Introduction
With a focus on effective cost reduction and increase in photovoltaic device efficiency, electrodeposition emerges as one of the semiconductor deposition techniques that show such potential (Basol, 1984; Dharmadasa, 2013; Lincot, 2005) . Electrodeposition (ED) of II-VI semiconductor heterojunctions such as the well-known CdS/CdTe have been well explored and published in the literature (Basol, 1984; Ou et al., 1984) with one of its characteristics being its nucleation process. The nucleation of electroplated semiconductor on a conducting substrate starts at the peaks of the rough surface and spreads out through to the lowest valley resulting into layers with columnar nature (Dharmadasa et al., 2014) . With main emphasis on
CdS window material, literature shows the detrimental effect of low ED-CdS thickness (~50 nm) on the electronic properties of fabricated CdS/CdTe based solar cell (A A ) as compared to the other deposition techniques (Granata and Sites, 2000; Lee et al., 1987) . Due to the parasitic absorption relative to increasing thickness (Ferekides et al., 2005; Granata and Sites, 2000) and increase in pinhole density associated with thinner CdS layers (Granata and Sites, 2000; , the incorporation of a wider bandgap buffer layer is necessitated. As documented in the literature, buffer layers such as ZnO, ZnS, Zn 1-X Sn X O, Zn 2 SnO 4 , SnO 2 (Colegrove et al., 2012; Echendu and Dharmadasa, 2015; Gupta and Compaan, 2004; Major and Durose, 2013; Manzoli et al., 2007; Wu et al., 1999) amongst others have been explored. Focusing on electrodeposition technique, the incorporation of ZnS buffer layer has been demonstrated in glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device configuration using all-electrodeposited ZnS, CdS and CdTe layers, which resulted in a conversion efficiency of 10.4% . Based on the optimisation of layer thickness and post-growth treatment, the work presented in this communication is an improvement on the previous work and conversion efficiency up to ~14.18% was achieved.
Experimental details

Sample preparation
All the chemicals, substrates and electrodes used in this study were procured from Sigma Aldrich Ltd, UK. To achieve the glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device, all the semiconductor layers were cathodically electroplated using a 2-electrode configuration incorporating high purity carbon anode and glass/FTO cathode .
The working electrode is graded TEC7 with sheet resistance ~7 Ω/sq. Prior to electroplating, the glass/FTO substrates were ultrasonic cleaned in soap solution bath for ~15 min.
Afterwards, the substrates were rinsed with deionised (DI) water, dried in a stream of nitrogen gas and degreased using acetone and methanol. The substrates were immediately rinsed in DI water and attached to the cathode rod using polytetrafluoroethylene tape and finally rinsed in DI water prior to its transfer to the electrodeposition bath. 50 nm thick n-ZnS buffer layer was electroplated on the glass/FTO substrates from an electrolytic bath containing zinc sulphate monohydrate (ZnSO 4 ⸱H 2 O) of 99.9% purity and ammonium thiosulphate ((NH 4 ) 2 S 2 O 3 ) of 98% purity as zinc and sulphur precursors respectively. The electrolytic bath was prepared by dissolving 0.2 M ZnSO 4 ⸱H 2 O and 0.2 M (NH 4 ) 2 S 2 O 3 in 400 ml DI water. For this work, the n-ZnS layers were grown at 1425 mV close to the p-to-n conduction type transition voltage (V i ) at a bath temperature of 30±2℃ and pH of 4.00±0.02. The full details of similar ZnS electrodeposition is documented in reference (Madugu et al., 2016) . The glass/FTO/n-ZnS layers were heat treated in air at 300℃ and aircooled afterwards. It should be noted that the n-ZnS conduction type which is retained after heat treatment (Madugu et al., 2016) .
The CdS window layers were electrodeposited on the post-growth treated glass/FTO/n-ZnS layers. An electrolytic bath containing 0.3 M hydrated cadmium chloride (CdCl 2 ⸱xH 2 O) with 99.99% purity and 0.03 M ammonium thiosulphate ((NH 4 ) 2 S 2 O 3 ) with 98% purity in 400 ml of DI water. 65 nm thick CdS was deposited at a pre-optimised cathodic voltage of 1200 mV at a bath temperature of 85±2℃ and pH of 2.50±0.02. The deposited glass/FTO/nZnS/n-CdS configuration was CdCl 2 treated at 400℃ in air, air-cooled and rinsed afterwards prior to n-CdTe layer deposition. Details of similar CdS layer deposition and optimisation has been published in the literature (Abdul-Manaf et al., 2015) . It should be noted that provided CdS is not extrinsically dope p-type, CdS remains n-type due defects related to Cd interstitials and S vacancies in CdS layers (Sathaye and Sinha, 1976; Wu et al., 2010) under intrinsic conditions.
From the electrolytic bath containing 1.5 M cadmium nitrate tetrahydrate (Cd(NO 3 ) 2 ⸱4H 2 O) of 99.0 % purity and 0.0023 M tellurium dioxide (TeO 2 ) in 400 ml of DI water. 1150 nm thick n-CdTe layers were electrodeposited at 1400 mV on the glass/FTO/n-ZnS/n-CdS substrate at a bath temperature of 85±2℃ and pH of 2.00±0.02. Details of full characterisation of similar CdTe layers has been documented in the literature . After growth, the glass/FTO/n-ZnS/n-CdS/n-CdTe configuration was treated using CdCl 2 +Ga 2 (SO 4 ) 3 (GCT) at 430℃ for 20 min in air atmosphere (A.A. . Prior to the GCT, the CdCl 2 +Ga 2 (SO 4 ) 3 solution was prepared using aqueous solution containing 4 0.1 M CdCl 2 and 0.05 M Ga 2 (SO 4 ) 3 in 20 ml plus 2.5 ml of concentrated HCl acid to initiate a reaction leading to gallium chloride (GaCl 3 ). 
The main highlights of the gallium incorporation are the dissolution and out-diffusion of tellurium precipitation in CdTe (Fernández, 2003; Sochinskii et al., 1993) . Further to this, increase in donor concentration with the incorporation of Ga atoms in Cd sites (Ga Cd ) plus release of free electrons and further improvement in fabricated device properties, recrystallization of the crystal lattice were documented amongst others (A.A. Olusola et al., 2017) . Figure 1 (a-c) shows the graph of absorbance square against photon energy, SEM micrograph and XRD diffraction of ZnS, (d-f) for CdS and (g-i) for CdTe. Prior to metallisation, acid etching of the glass/FTO/n-ZnS/n-CdS/n-CdTe layers were performed using a solution containing K 2 Cr 2 O 7 and concentrated H 2 SO 4 for acid etching and an aqueous solution containing NaOH and Na 2 S 2 O 3 was utilised for alkaline etching for 2 s and 2 min respectively to improve the metal/semiconductor contact (Dharmadasa et al., 1987) . The glass/FTO/n-ZnS/n-CdS/n-CdTe layers were rinsed in DI-water in-between etching and afterwards. The glass/FTO/n-ZnS/n-CdS/n-CdTe layers were transferred to a high vacuum system in order to deposit 100 nm thick Au contacts of 2 mm diameter on the glass/FTO/nZnS/n-CdS/n-CdTe configuration. Figure 2 shows the resulting glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device band diagram based on the knowledge harnessed from the literature on the conduction type of incorporated semiconductor layers after post-growth treatment (Abdul-Manaf et al., 2015; Madugu et al., 2016; Salim et al., 2015) . Also incorporated in Figure 2 is the Fermi level pinning position at the n-CdTe/metal interfaces (Dharmadasa et al., 1998) . spanning the whole width of the entire thickness of the solar cell to reduce recombination and generation (R&G) process (Dharmadasa, 2013) . Additionally, Dharmadasa et al (Dharmadasa et al., , 2011 ) also demonstrated the possible incorporation of impurity photovoltaic (PV) effect and impact ionisation in GBG solar cell configuration to reduce R&G and further increase photo-generated current density.
Graded bandgap configuration
One of the major challenges of the n-CdTe/Au junction is the presence of defect levels (Dharmadasa et al., 1989; Sobiesierski et al., 1988) within the CdTe bandgap and the pinning of the Fermi level at one of the five experimentally observed defect levels (Dharmadasa et al., 1998) . Literature shows that the richness of Cd in CdTe pins the Fermi level close to the valence band and resulting into higher barrier heights (Williams and Patterson, 1982) .
Experimental technique
The main characterisation techniques utilised for the exploration of the electronic properties of the glass/FTO/n-ZnS/n-CdS/n-CdTe/Au devices are the current-voltage (I-V) and the capacitance-voltage (C-V) characteristic curves. It should be noted that robust technique such as Hall-effect measurement could not be utilised due to the presence of lower resistance path of the underlying FTO substrate. The I-V characterisations under both dark and illuminated condition were carried out using fully automated Rera Solution PV simulation system. The system was calibrated using a standard reference cell RR267MON prior to measurements.
The C-V measurements were carried out using fully automated HP system at a detector signal frequency of 1 MHz. For both the I-V and C-V measurements, the explore bias range was set between -1.0 V and +1.0 V at 300 K.
Assessment of fabricated devices
For the glass/FTO/n-ZnS/n-CdS/n-CdTe/Au devices under investigation, the I-V measurements were performed under both dark and AM1.5 illuminated conditions. Table 1 .
From observation, the dark I-V section of Table 1 shows high R sh value for the glass/FTO/nZnS/n-CdS/n-CdTe/Au device under consideration. This observation indicates the absence of shunt path which might be due to the incorporation of the ZnS and/or the quality of the electroplated semiconductor layer as regards to the inclusion of voids, gaps, high dislocation density within the semiconductor material (Soga, 2004) . The observed R s value of 470 Ω is still considered quite high for this device. Further reduction is required to further increase the FF and the resulting conversion efficiency. The device also shows excellent log(RF) value greater than 3 orders of magnitude which is one of the characteristic property of high-efficiency solar cell (Dharmadasa, 2013) . Furthermore, the observed n which lies in-between 1.00 and 2.00, which indicates that the current transport mechanism of the device is dominated by both thermionic emission and recombination & generation (R&G) processes in parallel (Sze and Ng, 2006) . It should be noted that the n value of 1.00 and 2.00 indicate the domination of the current transport mechanism with thermionic emission and R&G respectively. While for n>2.00, the current transportation mechanism is not limited to thermionic emission and (R&G) but also due to the tunnelling of high energy electron through the barrier height (Verschraegen et al., 2005) , which in turn causes a reduction in the barrier height ɸ b . It should be noted that the actual potential barrier height may exceed the estimated ɸ b of >0.82 eV which is being influenced by the high n of 1.60.
Under AM1.5 illumination condition, the calculated highest conversion efficiency η observed was 14.18% owing to the J sc of 34 mAcm -2 , V oc of 730 mV and FF of 0.57 obtained from the I-V curve. It should be noted that the high Shockley-Queisser limit of J sc for single p-n junction (Shockley and Queisser, 1961) has been exceeded due to the multilayer graded bandgap configuration (Vos, 2000) . where capacitance is C, built-in potential is V bi , reverse bias voltage is V R , the contact area is A, the electronic charge is e, the permittivity of free space is ε o , semiconductor permittivity is ε s and relative permittivity (or dielectric constant) is ε r . The ε r value was taken to be 11 (Strzalkowski et al., 1976) , while, the obtained gradient from the intercept of the MottSchottky plot shown in Figure 4 (b) was incorporated into equation (3).
The calculated N D of 7.79×10 14 cm -3 and V bi of ~1.1 eV falls within the region corresponding to the high-efficiency CdTe devices (~1.0 × 10 14 to 5 × 10 15 ) cm -3 as documented in the literature (Britt and Ferekides, 1993; Ojo and Dharmadasa, 2016; Potlog et al., 2003) .
The effective density of states in the conduction band (N c ) was calculated to be 7.92×10 17 cm 
Conclusion
The work presented in this communication successfully demonstrate the improvement of conversion efficiency by further optimisation of ZnS and CdS layer thicknesses and postgrowth treatment with respect to the reference . The 
